Beat Küng
f3fccf53f6
src/drivers/{kinetis,stm32}: move to arch-specific directories
2019-08-30 07:59:44 +02:00
David Sidrane
0ebb87357f
fmu-v5:hrt needs to be running for ADC time out
...
Fixes bug introduced in 320d2e adding platform layer.
2019-08-06 10:46:37 -04:00
Beat Küng
b7a0e1ef03
boards: simplify RC port configuration by using NuttX ioctl's
...
A board only needs to define:
#define RC_SERIAL_PORT "/dev/ttyS4"
Then it can optionally define one or more of the following:
#define RC_SERIAL_SWAP_RXTX
#define RC_SERIAL_SINGLEWIRE
#define RC_INVERT_INPUT(_invert_true) px4_arch_gpiowrite(GPIO_SBUS_INV, _invert_true)
2019-07-16 08:09:22 +02:00
Beat Küng
4b0afff33a
fmu-v5 init.c: remove unused include
2019-07-16 08:09:22 +02:00
Daniel Agar
d4cd1d0d2e
NuttX stm32f7 fully re-enable dcache with write back ( #12435 )
...
- fixes https://github.com/PX4/Firmware/issues/12216
- includes latest PX4/NuttX and apps update 7.29+
2019-07-10 19:08:12 -04:00
David Sidrane
6eb4cf0ceb
Add CUAV 5+ and Nano to fmu-v5 manifest
...
* rcS: Set SYS_USE_IO for Nano
2019-06-14 13:19:41 -04:00
BazookaJoe1900
b0176dc88a
Pr cleanup board files ( #12218 )
...
Clear non exist functions definitions
Added RC Serial note before its relevant definitions
2019-06-08 15:48:53 -07:00
Beat Küng
d947818654
console: add simple dmesg functionality (enable only on v5)
2019-06-04 11:57:54 +02:00
Daniel Agar
f85c15e247
board common create generic dma allocator (from fat_dma_alloc)
2019-05-30 19:31:40 -04:00
David Sidrane
46c4a68b62
fmu-v5: Move stage 0 dcache disable to later in boot ( #11791 )
2019-04-04 11:07:28 -04:00
David Sidrane
1c212e3f84
M7 dcache ctrl via a parameter ( #11769 )
...
* Support for armv7-m_dcache control via parameter
The FORCE_F7_DCACHE parameter can be set to
0 - (default) if Eratta exits turn dcache off else leave it on
1 - Force it off
2 - Force it on
At boot the system will disable the d-cache if the silicon
has the 1259864 Data corruption in a sequence of Write-Through
stores and loads eratta.
Post nsh script execution the FORCE_F7_DCACHE paramater
will be used to set the d-cache to the state indicated
above.
2019-04-03 16:14:19 -04:00
mcsauder
d60d802194
Correct board-config PIN1/PIN0 typo in fmu-v5/src/board_config.h.
2019-03-02 14:31:02 -08:00
David Sidrane
0846059646
fmuv5:Repurpose TIM5_SPARE_4 as nARMED
...
nARMED is a Digital OUTPUT. GPIO will be set as input while not
armed HW will have Pull UP. While armed it will be configured
as a GPIO OUT set LOW.
2019-02-26 15:34:10 -05:00
Daniel Agar
adad624572
px4_fmu-v5 remove PX4_FMUV5_RC00
2019-02-08 20:52:15 -05:00
Daniel Agar
06f5a782f4
px4_fmu-v5 board spi cleanup
2019-02-08 20:52:15 -05:00
David Sidrane
8f308efa88
upstram NuttX CONFIG_EXAMPLES_NSH_CXXINITIALIZE->CONFIG_SYSTEM_NSH_CXXINITIALIZE
2019-01-25 06:32:37 -08:00
David Sidrane
f2208171d5
Add callout for CONFIG_BOARDCTL_FINALINIT
2019-01-25 06:32:37 -08:00
Daniel Agar
2ffb49b734
delete px4_includes.h header and update boards/ to use syslog
2019-01-23 18:25:18 -05:00
Daniel Agar
320d2e9383
create PX4 platform layer initialization helper ( #11269 )
...
- starts requirements for PX4 modules (hrt, param, etc)
2019-01-22 14:13:20 -05:00
David Sidrane
5e53f73ad8
fmu-v5:Add Alias CUAV V5 REV:5, VER:1
2019-01-08 07:34:22 -08:00
Daniel Agar
5ba56c8c2c
fmu-v5 timer_config.c fix code style
2018-12-04 01:06:54 -05:00
Daniel Agar
d4e06e517a
delete drv_gpio.h, modules/gpio_led, and fmu GPIO ioctls
2018-12-03 16:30:39 +01:00
David Sidrane
3e57067b35
fmu-v5:timer_config Move UI LED to 0 and condition status LEDS
...
If the BOARD_HAS_CONTROL_STATUS_LEDS is set the status LED will
not be PWM controlled.
UI LED will always be PWM controlled.
2018-12-02 10:34:04 +01:00
David Sidrane
f3e312e70e
fmu-v5:Default the Power LED on
2018-12-02 10:34:04 +01:00
Daniel Agar
ec4c9da253
remove BOARD_NAME from board_config.h and set automatically
2018-11-26 14:40:14 -08:00
Daniel Agar
abb3817d31
boards new split VENDOR_MODEL naming convention
2018-11-26 14:40:14 -08:00
Daniel Agar
f692ad04d0
boards organization
2018-11-26 14:40:14 -08:00
Beat Küng