achim
|
c67d943158
|
boards: mro_ctrl-zero-h7-oem board.h fix SPI5 (#18294)
- fix spi pin missmatch PF9=GPIO_SPI5_MOSI_2
|
2021-09-25 20:05:18 -04:00 |
|
Daniel Agar
|
40e5477edb
|
NuttX boards fix mkfatfs and rcS logic
|
2021-09-01 15:16:00 -04:00 |
|
David Sidrane
|
bb913ae11a
|
system_load:Track Dynamic PID hash
|
2021-08-13 14:22:00 -04:00 |
|
David Sidrane
|
f527286200
|
mro_ctrl-zero-h7-oem: Update bootloader defconfig NuttX 10.1.0+
|
2021-08-13 14:22:00 -04:00 |
|
David Sidrane
|
5446d4bde8
|
mro_ctrl-zero-h7-oem: Update nsh defconfig NuttX 10.1.0+
|
2021-08-13 14:22:00 -04:00 |
|
Daniel Agar
|
5f775b508f
|
boards: enable CONFIG_OTG_ID_GPIO_DISABLE on all F7/H7
|
2021-06-01 15:19:15 -04:00 |
|
David Sidrane
|
5c7a9204a2
|
mro ctrl-zero-h7-oem:Add remaining SRAM4 & DTCM to heap
|
2021-04-03 14:13:23 -04:00 |
|
Daniel Agar
|
6874e9fba0
|
boards: NuttX disable all NSH memory debug commands (mb, mh, mw) by default
- closes https://github.com/PX4/PX4-Autopilot/issues/17062
|
2021-03-30 09:23:43 -04:00 |
|
Daniel Agar
|
e77bffe582
|
boards: STM32H7 remove CONFIG_MM_REGIONS=3
|
2021-03-26 17:40:44 -04:00 |
|
David Sidrane
|
a8ece584e5
|
mro ctrl-zero-h7-oem:Properly configure BDMA
|
2021-03-23 05:52:27 -07:00 |
|
David Sidrane
|
3581099c09
|
Revert "boards: disable BDMA on STM32H7 for now"
This reverts commit f0d1f1d679.
|
2021-03-23 05:52:27 -07:00 |
|
David Sidrane
|
fa5dfb29cb
|
mro ctrl-zero-h7-oem:Enable ADC3 in support of temperature sensing
|
2021-03-19 15:48:47 +01:00 |
|
Daniel Agar
|
a0b9b44ff6
|
boards: stm32h7 set CONFIG_SDMMC1 consistently
|
2021-03-09 09:37:05 -05:00 |
|
Ryan Johnston
|
0958b30804
|
Fix i2c4 bus
Fix i2c4 bus (and subsequent CI errors)
|
2021-03-05 21:28:11 +01:00 |
|
Ryan Johnston
|
17b48102f4
|
Update i2c mapping and i2c clock source
i2c4 was mapped incorrectly and i2c4 clock source wasn't present.
|
2021-03-05 21:28:11 +01:00 |
|
Ryan Johnston
|
5376178987
|
boards: MRO Control Zero H7 OEM Board Support
|
2021-02-21 21:06:27 -05:00 |
|