fly316/PX4-Autopilot
7
0
Fork 0
mirror of https://gitee.com/mirrors_PX4/PX4-Autopilot.git synced 2026-10-05 15:58:52 +08:00
Code Issues Packages Projects Releases Wiki Activity

nxphlite-v3:Use 8bit io on usart access for inversion

Browse Source 
Fix comment
  Use 8bit io on usart access for inversion, 32 bit
  on odd address was causwing BUS access hard fault.
This commit is contained in:
David Sidrane
2017-09-29 10:13:51 -04:00
committed by Daniel Agar
parent 5ed8955db7
commit 2f2f1ff8ea
2 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
nuttx-configs/nxphlite-v3/include/board.h
+1 -1
View File
@@ -436,7 +436,7 @@
* -------- ------------ ------- ---------
*/
/* UART3
/* UART4
*
* P10 Pin Name K66 Name
* -------- ------------ ------- ---------
src/drivers/boards/nxphlite-v3/nxphlite_init.c
+4 -4
View File
@@ -157,8 +157,8 @@ __EXPORT void board_rc_input(bool invert_on)
irqstate_t irqstate = px4_enter_critical_section();
uint32_t s2 = getreg32(KINETIS_UART_S2_OFFSET + RC_UXART_BASE);
uint32_t c3 = getreg32(KINETIS_UART_C3_OFFSET + RC_UXART_BASE);
uint8_t s2 = getreg8(KINETIS_UART_S2_OFFSET + RC_UXART_BASE);
uint8_t c3 = getreg8(KINETIS_UART_C3_OFFSET + RC_UXART_BASE);
/* {R|T}XINV bit fields can written any time */
@@ -171,8 +171,8 @@ __EXPORT void board_rc_input(bool invert_on)
c3 &= ~(UART_C3_TXINV);
}
putreg32(s2, KINETIS_UART_S2_OFFSET + RC_UXART_BASE);
putreg32(c3, KINETIS_UART_C3_OFFSET + RC_UXART_BASE);
putreg8(s2, KINETIS_UART_S2_OFFSET + RC_UXART_BASE);
putreg8(c3, KINETIS_UART_C3_OFFSET + RC_UXART_BASE);
leave_critical_section(irqstate);
}