WIP: device tree MVP

dts/bindings/i2s/i2s-controller.yaml

@@ -0,0 +1,18 @@
+# Copyright (c) 2018, STMicroelectronics
+# SPDX-License-Identifier: Apache-2.0
+
+# Common fields for I2S controllers
+
+include: base.yaml
+
+bus: i2s
+
+properties:
+    "#address-cells":
+      required: true
+      const: 1
+    "#size-cells":
+      required: true
+      const: 0
+    label:
+      required: true

dts/bindings/i2s/i2s-device.yaml

@@ -0,0 +1,14 @@
+# Copyright (c) 2018, STMicroelectronics
+# SPDX-License-Identifier: Apache-2.0
+
+# Common fields for I2S devices
+
+include: base.yaml
+
+on-bus: i2s
+
+properties:
+    reg:
+      required: true
+    label:
+      required: true

dts/bindings/i2s/intel,cavs-i2s.yaml

@@ -0,0 +1,25 @@
+# Copyright (c) 2020 Intel Corporation
+#
+# SPDX-License-Identifier: Apache-2.0
+
+description: Intel CAVS I2S controller
+
+compatible: "intel,cavs-i2s"
+
+include: [i2s-controller.yaml]
+
+properties:
+    reg:
+      required: true
+
+    interrupts:
+      required: true
+
+    interrupt-parent:
+      required: true
+
+    dmas:
+      required: true
+
+    dma-names:
+      required: true

dts/bindings/i2s/litex,i2s.yaml

@@ -0,0 +1,18 @@
+#
+# Copyright (c) 2020 Antmicro <www.antmicro.com>
+#
+# SPDX-License-Identifier: Apache-2.0
+#
+
+description: LiteX I2S controller
+
+compatible: "litex,i2s"
+include: i2s-controller.yaml
+
+properties:
+    reg:
+        required: true
+
+    fifo_depth:
+        type: int
+        required: true

dts/bindings/i2s/nordic,nrf-i2s.yaml

@@ -0,0 +1,60 @@
+# Copyright (c) 2019 Nordic Semiconductor ASA
+# SPDX-License-Identifier: Apache-2.0
+
+description: Nordic I2S (Inter-IC sound interface)
+
+compatible: "nordic,nrf-i2s"
+
+include: i2s-controller.yaml
+
+properties:
+    reg:
+      required: true
+
+    interrupts:
+      required: true
+
+    sck-pin:
+      type: int
+      required: true
+      description: SCK pin
+
+    lrck-pin:
+      type: int
+      required: true
+      description: LRCK pin
+
+    sdout-pin:
+      type: int
+      required: false
+      description: SDOUT pin
+
+    sdin-pin:
+      type: int
+      required: false
+      description: SDIN pin
+
+    mck-pin:
+      type: int
+      required: false
+      description: MCK pin
+
+    clock-source:
+      type: string
+      required: false
+      default: "PCLK32M_HFXO"
+      description: |
+        Clock source to be used by the I2S peripheral for the master clock
+        (MCK) generator. The generator is only needed when the I2S peripheral
+        is operating in Master mode. The following options are available:
+        - "PCLK32M": 32 MHz peripheral clock, synchronous to HFCLK
+        - "PCLK32M_HFXO": PCLK32M running off the 32 MHz crystal oscillator
+          (HFXO) for better clock accuracy and jitter performance
+        - "ACLK": Audio PLL clock with configurable frequency (frequency for
+          this clock must be set via the "hfclkaudio-frequency" property
+          in the "nordic,nrf-clock" node); this clock source is only available
+          in the nRF53 Series SoCs and it requires the use of HFXO
+      enum:
+        - "PCLK32M"
+        - "PCLK32M_HFXO"
+        - "ACLK"

dts/bindings/i2s/nxp,lpc-i2s.yaml

@@ -0,0 +1,8 @@
+# Copyright (c) 2020 NXP
+# SPDX-License-Identifier: Apache-2.0
+
+description: LPC I2S node
+
+compatible: "nxp,lpc-i2s"
+
+include: [i2s-controller.yaml, "nxp,lpc-flexcomm.yaml"]

dts/bindings/i2s/nxp,mcux-i2s.yaml

@@ -0,0 +1,70 @@
+# Copyright (c) 2021, NXP
+# SPDX-License-Identifier: Apache-2.0
+
+description: NXP mcux SAI-I2S controller
+
+compatible: "nxp,mcux-i2s"
+
+include: [i2s-controller.yaml]
+
+properties:
+    reg:
+      required: true
+
+    interrupts:
+      required: true
+
+    dma-names:
+      required: true
+
+    nxp,tx-dma-channel:
+      type: int
+      required: true
+      description: tx dma channel number
+
+    nxp,rx-dma-channel:
+      type: int
+      required: true
+      description: rx dma channel number
+
+    nxp,tx-sync-mode:
+      type: boolean
+      required: false
+      description: tx sync mode
+
+    nxp,rx-sync-mode:
+      type: boolean
+      required: false
+      description: rx sync mode
+
+    pre-div:
+      type: int
+      required: false
+      description: pre divider
+
+    podf:
+      type: int
+      required: false
+      description: post-divider fraction
+
+    pll-clocks:
+      type: phandle-array
+      required: false
+      description: pll settings
+      specifier-space: pll-clock
+
+    pll-clock-names:
+      required: false
+      type: string-array
+      description: Provided names of pll-clock specifiers
+
+    pinmuxes:
+      type: phandle-array
+      required: false
+      specifier-space: pinmux
+      description: iomux settings
+
+    nxp,tx-channel:
+      type: int
+      required: false
+      description: tx channel the maximum number is SOC dependent

dts/bindings/i2s/st,stm32-i2s.yaml

@@ -0,0 +1,27 @@
+# Copyright (c) 2018, STMicroelectronics
+# SPDX-License-Identifier: Apache-2.0
+
+description: STM32 I2S controller
+
+compatible: "st,stm32-i2s"
+
+include: [i2s-controller.yaml, pinctrl-device.yaml]
+
+properties:
+    reg:
+      required: true
+
+    interrupts:
+      required: true
+
+    dmas:
+      required: true
+
+    dma-names:
+      required: true
+
+    pinctrl-0:
+      required: true
+
+    pinctrl-names:
+      required: true