mirror of
https://gitee.com/mirrors_PX4/PX4-Autopilot.git
synced 2026-10-23 02:43:33 +08:00
279 lines
7.2 KiB
C++
279 lines
7.2 KiB
C++
/****************************************************************************
|
|
*
|
|
* Copyright (c) 2020 PX4 Development Team. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
* 3. Neither the name PX4 nor the names of its contributors may be
|
|
* used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
****************************************************************************/
|
|
|
|
#include "IST8308.hpp"
|
|
|
|
using namespace time_literals;
|
|
|
|
static constexpr int16_t combine(uint8_t msb, uint8_t lsb)
|
|
{
|
|
return (msb << 8u) | lsb;
|
|
}
|
|
|
|
IST8308::IST8308(I2CSPIBusOption bus_option, int bus, enum Rotation rotation, int bus_frequency) :
|
|
I2C(MODULE_NAME, nullptr, bus, I2C_ADDRESS_DEFAULT, bus_frequency),
|
|
I2CSPIDriver(MODULE_NAME, px4::device_bus_to_wq(get_device_id()), bus_option, bus),
|
|
_px4_mag(get_device_id(), external() ? ORB_PRIO_VERY_HIGH : ORB_PRIO_DEFAULT, rotation)
|
|
{
|
|
set_device_type(DRV_MAG_DEVTYPE_IST8308);
|
|
|
|
_px4_mag.set_device_type(DRV_MAG_DEVTYPE_IST8308);
|
|
_px4_mag.set_external(external());
|
|
}
|
|
|
|
IST8308::~IST8308()
|
|
{
|
|
perf_free(_transfer_perf);
|
|
perf_free(_bad_register_perf);
|
|
perf_free(_bad_transfer_perf);
|
|
}
|
|
|
|
int IST8308::init()
|
|
{
|
|
int ret = I2C::init();
|
|
|
|
if (ret != PX4_OK) {
|
|
DEVICE_DEBUG("I2C::init failed (%i)", ret);
|
|
return ret;
|
|
}
|
|
|
|
return Reset() ? 0 : -1;
|
|
}
|
|
|
|
bool IST8308::Reset()
|
|
{
|
|
_state = STATE::RESET;
|
|
ScheduleClear();
|
|
ScheduleNow();
|
|
return true;
|
|
}
|
|
|
|
void IST8308::print_status()
|
|
{
|
|
I2CSPIDriverBase::print_status();
|
|
perf_print_counter(_transfer_perf);
|
|
perf_print_counter(_bad_register_perf);
|
|
perf_print_counter(_bad_transfer_perf);
|
|
_px4_mag.print_status();
|
|
}
|
|
|
|
int IST8308::probe()
|
|
{
|
|
const uint8_t whoami = RegisterRead(Register::WAI);
|
|
|
|
if (whoami != Device_ID) {
|
|
DEVICE_DEBUG("unexpected WAI 0x%02x", whoami);
|
|
return PX4_ERROR;
|
|
}
|
|
|
|
return PX4_OK;
|
|
}
|
|
|
|
void IST8308::RunImpl()
|
|
{
|
|
switch (_state) {
|
|
case STATE::RESET:
|
|
// CNTL3: Software Reset
|
|
RegisterSetAndClearBits(Register::CNTL3, CNTL3_BIT::SRST, 0);
|
|
_reset_timestamp = hrt_absolute_time();
|
|
_state = STATE::WAIT_FOR_RESET;
|
|
ScheduleDelayed(50_ms); // Power On Reset: max:50ms
|
|
break;
|
|
|
|
case STATE::WAIT_FOR_RESET:
|
|
|
|
// Register::CNTL3 SRST: This bit is automatically reset to zero after POR routine
|
|
if ((RegisterRead(Register::WAI) == Device_ID)
|
|
&& ((RegisterRead(Register::CNTL3) & CNTL3_BIT::SRST) == 0)) {
|
|
|
|
// if reset succeeded then configure
|
|
_state = STATE::CONFIGURE;
|
|
ScheduleNow();
|
|
|
|
} else {
|
|
// RESET not complete
|
|
if (hrt_elapsed_time(&_reset_timestamp) > 100_ms) {
|
|
PX4_ERR("Reset failed, retrying");
|
|
_state = STATE::RESET;
|
|
ScheduleNow();
|
|
|
|
} else {
|
|
PX4_DEBUG("Reset not complete, check again in 50 ms");
|
|
ScheduleDelayed(50_ms);
|
|
}
|
|
}
|
|
|
|
break;
|
|
|
|
case STATE::CONFIGURE:
|
|
if (Configure()) {
|
|
// if configure succeeded then start reading every 20 ms (50 Hz)
|
|
_state = STATE::READ;
|
|
ScheduleOnInterval(20_ms, 20_ms);
|
|
|
|
} else {
|
|
PX4_DEBUG("Configure failed, retrying");
|
|
// try again in 50 ms
|
|
ScheduleDelayed(50_ms);
|
|
}
|
|
|
|
break;
|
|
|
|
case STATE::READ: {
|
|
struct TransferBuffer {
|
|
uint8_t STAT;
|
|
uint8_t DATAXL;
|
|
uint8_t DATAXH;
|
|
uint8_t DATAYL;
|
|
uint8_t DATAYH;
|
|
uint8_t DATAZL;
|
|
uint8_t DATAZH;
|
|
} buffer{};
|
|
|
|
perf_begin(_transfer_perf);
|
|
|
|
bool failure = false;
|
|
const hrt_abstime timestamp_sample = hrt_absolute_time();
|
|
const uint8_t cmd = static_cast<uint8_t>(Register::STAT);
|
|
|
|
if (transfer(&cmd, 1, (uint8_t *)&buffer, sizeof(buffer)) != PX4_OK) {
|
|
perf_count(_bad_transfer_perf);
|
|
failure = true;
|
|
}
|
|
|
|
perf_end(_transfer_perf);
|
|
|
|
if (!failure && (buffer.STAT && STAT_BIT::DRDY)) {
|
|
float x = combine(buffer.DATAXH, buffer.DATAXL);
|
|
float y = combine(buffer.DATAYH, buffer.DATAYL);
|
|
float z = combine(buffer.DATAZH, buffer.DATAZL);
|
|
|
|
// sensor's frame is +x forward, +y right, +z up
|
|
z = (z == INT16_MIN) ? INT16_MAX : -z; // flip z
|
|
|
|
_px4_mag.update(timestamp_sample, x, y, z);
|
|
}
|
|
|
|
if (failure || hrt_elapsed_time(&_last_config_check_timestamp) > 100_ms) {
|
|
// check registers incrementally
|
|
if (RegisterCheck(_register_cfg[_checked_register], true)) {
|
|
_last_config_check_timestamp = timestamp_sample;
|
|
_checked_register = (_checked_register + 1) % size_register_cfg;
|
|
|
|
} else {
|
|
// register check failed, force reconfigure
|
|
PX4_DEBUG("Health check failed, reconfiguring");
|
|
_state = STATE::CONFIGURE;
|
|
ScheduleNow();
|
|
}
|
|
}
|
|
}
|
|
|
|
break;
|
|
}
|
|
}
|
|
|
|
bool IST8308::Configure()
|
|
{
|
|
bool success = true;
|
|
|
|
for (const auto ® : _register_cfg) {
|
|
if (!RegisterCheck(reg)) {
|
|
success = false;
|
|
}
|
|
}
|
|
|
|
// 1 Microtesla = 0.01 Gauss
|
|
_px4_mag.set_scale(1.f / 6.6f * 0.01f); // 6.6 LSB/uT
|
|
|
|
return success;
|
|
}
|
|
|
|
bool IST8308::RegisterCheck(const register_config_t ®_cfg, bool notify)
|
|
{
|
|
bool success = true;
|
|
|
|
const uint8_t reg_value = RegisterRead(reg_cfg.reg);
|
|
|
|
if (reg_cfg.set_bits && ((reg_value & reg_cfg.set_bits) != reg_cfg.set_bits)) {
|
|
PX4_DEBUG("0x%02hhX: 0x%02hhX (0x%02hhX not set)", (uint8_t)reg_cfg.reg, reg_value, reg_cfg.set_bits);
|
|
success = false;
|
|
}
|
|
|
|
if (reg_cfg.clear_bits && ((reg_value & reg_cfg.clear_bits) != 0)) {
|
|
PX4_DEBUG("0x%02hhX: 0x%02hhX (0x%02hhX not cleared)", (uint8_t)reg_cfg.reg, reg_value, reg_cfg.clear_bits);
|
|
success = false;
|
|
}
|
|
|
|
if (!success) {
|
|
RegisterSetAndClearBits(reg_cfg.reg, reg_cfg.set_bits, reg_cfg.clear_bits);
|
|
|
|
if (notify) {
|
|
perf_count(_bad_register_perf);
|
|
_px4_mag.increase_error_count();
|
|
}
|
|
}
|
|
|
|
return success;
|
|
}
|
|
|
|
uint8_t IST8308::RegisterRead(Register reg)
|
|
{
|
|
const uint8_t cmd = static_cast<uint8_t>(reg);
|
|
uint8_t buffer{};
|
|
transfer(&cmd, 1, &buffer, 1);
|
|
return buffer;
|
|
}
|
|
|
|
void IST8308::RegisterWrite(Register reg, uint8_t value)
|
|
{
|
|
uint8_t buffer[2] { (uint8_t)reg, value };
|
|
transfer(buffer, sizeof(buffer), nullptr, 0);
|
|
}
|
|
|
|
void IST8308::RegisterSetAndClearBits(Register reg, uint8_t setbits, uint8_t clearbits)
|
|
{
|
|
const uint8_t orig_val = RegisterRead(reg);
|
|
uint8_t val = orig_val;
|
|
|
|
if (setbits) {
|
|
val |= setbits;
|
|
}
|
|
|
|
if (clearbits) {
|
|
val &= ~clearbits;
|
|
}
|
|
|
|
RegisterWrite(reg, val);
|
|
}
|